Abstract -Direct conversion crystalline silicon X-ray imagers are used for low-energy X-ray photon (4-20 keV) detection in scientific research applications such as protein crystallography. In this paper, we demonstrate a novel pixel architecture that integrates a crystalline silicon X-ray detector with a thin-film transistor amorphous silicon pixel readout circuit. We describe a simplified two-mask process to fabricate a complete imaging array and present preliminary results that show the fabricated pixel to be sensitive to 5.89-keV photons from a low activity Fe-55 gamma source. This paper presented can expedite the development of high spatial resolution, low cost, direct conversion imagers for X-ray diffraction and crystallography applications.
I. INTRODUCTION
L OW-ENERGY X-rays (4-20 keV) photon detection is commonly used in the field of material characterization and crystallography [1] , [2] . In these applications, the photon detector's spatial resolution is particularly important and for crystallography, the required resolution is determined by the target material being imaged and the expected location of the Bragg peaks [1] . Emerging imaging techniques, for example, phase contrast X-ray imaging [3] also demand higher spatial resolution due to the inherent nature of the imaging methodology.
To achieve the best spatial resolution, direct X-ray conversion silicon detectors are in demand because the X-ray is converted directly to electronic charge. This is in contrast to scintillator based X-ray converters [4] where the X-ray is converted to light in an intermediate step which causes blurring. Indirect conversion imagers have been demonstrated with CCD and CMOS chips [5] and more recently, largearea hydrogenated amorphous silicon (a-Si:H) thin-film transistor (TFT) flat panel imagers [6] . In contrast to CM22OS and CCD devices, TFT imagers offer the advantage of larger imaging areas at a smaller manufacturing cost but still suffer from spatial resolution issues because of the indirect conversion approach [7] . TFT imagers also suffer from electronic noise due to the poor mobility associated with a-Si:H TFT. Recently, direct conversion amorphous selenium (a-Se) photoconductors have been vertically integrated with a-Si:H TFT arrays [8] alleviating the spatial resolution concerns of indirect imaging. However, in addition to TFT noise, a-Se photoconductors suffer from poor charge transport leading to longer readout times which can lead to important data being missed in crystallography.
In this paper, we propose a novel crystalline silicon X-ray detector vertically integrated with an a-Si:H TFT pixel readout circuit. The proposed architecture uses large-area a-Si:H TFT technology for low-cost manufacturing while leveraging the real-time, direct conversion advantages of crystalline silicon X-ray detectors. A first integration effort using this approach was reported in a short note in 2010 [9] ; however, the original detector suffered from high OFF currents due to excess leakage from the readout TFT into the silicon bulk. In this research, we investigated an alternate design to reduce the excess leakage current. We present an improved pixel architecture and fabrication process, measured results of pixel operation, electronic noise and response to a Fe-55 gamma-ray source.
II. DETECTOR ARCHITECTURE
The architecture report earlier [9] suffered from a larger than ideal leakage current between the TFT source and drain electrodes. In the earlier design as shown in Fig. 1(a) , a leakage current path via the silicon detector existed between the source and drain contacts. In order to rectify the problem, we investigated a new design with an additional silicon dioxide passivation layer between the silicon detector and the TFT for the a-Si:H channel layer as depicted in Fig. 1(b) .
III. DETECTOR OPERATION
The operation of described the detector shown in Fig. 1(a) is described in [9] and the operational scheme of the passivated detector Fig. 1(b) is similar to that depicted in Fig. 2 . The X-ray or gamma ray photons will be impinging from the flat side, or the opposite side of the TFT readout devices, of the silicon substrate. Due to the reverse bias at the bulk electrode (applied with V bulk ), the photo-generated electronhole pairs will be collected within the substrate to be read out.
The silicon dioxide passivated design shown in Fig. 1 (b) employs a thin film transistor with a silicon-on-insulator structure. Incident X-rays generate a charge cloud in the crystalline 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. silicon bulk when the back side diode connection is biased with a positive or reverse bias, while the source electrode is biased to ground. Such a bias pushes the X-ray generated holes into the vicinity of the silicon dioxide-crystalline silicon interface to form a "virtual gate" which provides an additional gate bias for TFT operation. In other words, the device works in a similar fashion to previously reported dual gate TFT structures [10] where in our design, the second gate potential is provided via X-ray generated carriers. In other words, the readout scheme of the hybrid detector ensures the photo-generated carrier occupancy while read-out, similar to CMOS [11] or TFT active pixel sensors (APS) [6] that holds such optically generated carriers at a dedicated capacitor which biases amplification transistor. Therefore, the hybrid detector actually incorporates the two, or more, transistor pixel design of such active pixel sensors with vertical stacking of silicon photo-converter and the readout elements, minimizing the size of pixels to the size of the readout transistor, without need of placing additional capacitive elements aside. Thus, the hybrid detector is capable of achieving higher fill factor than conventional flat-panel APS without sacrificing signal amplification. Although the noise signal will be also amplified, such problem can be rectified by sampling the same signal multiple times and averaging the bunch of signals: a typical merit of APS implementation.
Furthermore, the fabrication sequence contains only two mask patterning processes, which will be introduced in depth, in later sections, and eliminating flip-side alignment procedure since the bulk electrode side is only a sequence of chemical deposition of contact layers and metal deposition. Thus, we expect the cost of manufacture will be lower than conventional CMOS hybrid detectors which are widely adopted in many photon-source facilities, i.e., AGIPD at European XFEL project [12] . Fig. 3 shows the energy distribution when the bulk bias is under a reverse-bias condition (i.e., having a positive bias at the electrode) and the TFT is operational with an arbitrary gate bias. Here, the silicon dioxide provides a potential barrier that separates the readout TFT from the crystalline silicon bulk. Note that in this design, the X-ray generated charge will drift and concentrate at the silicon dioxide-silicon interface. For reset, the silicon sensor must be forward biased at regular intervals to clear out any accumulated charge.
The photocurrent is dependent on the number of photogenerated holes that are concentrated in the crystalline silicon detector. However, since the photocurrent is modulated by the TFT gate bias, the detector readout operation can be considered as a single transistor amplifier or alternately, a onetransistor (1T) APS. Active pixel sensors in a-Si:H technology have been previously studied and reported on in [6] . Based on this, the X-ray photon generated signal can be modeled to modulate the readout TFT current as
where the photo-generated current, I ds , is dependent on the number of photo-generated carriers (Q photo ), the top gate 
modulation bias (V gs ) and the drain bias (V d ). The constants,
A and B, are fitting parameters and a function of the trap states at the silicon dioxide-crystalline silicon interface. The detector capacitance C D is a function of the passivation silicon dioxide thickness and the TFT area. The circuit is operated in a similar manner as previously reported current mode active pixel sensors [6] and requires the presence of a column level charge amplifier for active matrix array operation. For the purposes of the experiments carried out in this research, however, the TFT output current was directly measured at the TFT source terminal using a sensitive ammeter.
IV. DETECTOR FABRICATION
The fabrication process steps are shown in Fig. 4(a) -(e). A float zone processed 380-μm thick-depleted silicon wafer (3" diameter) with 300-nm-thick-silicon dioxide was prepared with RCA1 cleaning, followed by a few seconds of 1% hydrofluoric acid dipping to remove any remaining organic dust and the native oxide layer. The wafer was double side polished to make sure the surface uniformity does not cause excessive trapping issues for the TFT or the back contact. Then, n+ nc-Si:H/chromium (or aluminum)/n+ nc-Si:H layer were deposited for the TFT source and drain formation. The n+ nc-Si:H layers, again, deposited by Plasma Enhanced Chemical Vapor Deposition (PECVD) process while the chromium layer was prepared by sputtering. The contact layers were etched out using the first mask to form the source and drain electrodes via reactive ion etching (SF 6 /O 2 plasma) while the chromium was etched using a conventional Phosphoric, Acetic and Nitric acid (PAN) wet etch process. Once the source-drain contacts were ready, the wafer was again dipped into buffered hydrofluoric acid solution a few seconds to completely remove the native silicon dioxide layer on top of the silicon wafer surface as well as the n+ nc-Si:H layer. During this process, the back contact was covered by photoresist. The bilayers, composed of a 50-nm-thick-a-Si:H layer and 300-nmthick-hydrogenated a-SiN x :H as a gate dielectric, followed by 150-nm-thick-aluminum (or molybdenum) layer as the gate electrode. The top layer was patterned using the second mask to define the gate dielectric. The gate electrode (aluminum) was wet etched with PAN solution and the bilayer was etched by Reactive Ion Etching (RIE) (SF 6 /O 2 plasma). Finally, the backside diode contact was deposited. An a-Si:H layer was deposited to reduce the diode leakage current followed by an n+ nc-Si:H layer via PECVD to form the P-N-junction diode contact between the depleted silicon and the n+ ncSi:H contact. Lastly, an aluminum layer was deposited as an electrode. The thickness of a-Si:H leakage current suppression layer was 350 nm and all process conditions utilized are given in Tables I and II. PECVD was performed using three dedicated chambers, one for each material type. The heater temperature was set at 260 o C to minimize heat-up or cool-down time during the bilayer process where the a-Si:H and a-SiN x :H interface quality is crucial. Also, there was no vacuum break between the bilayer depositions. More importantly, the chamber walls were coated with at least 200 nm of their dedicated materials prior to sample deposition to make sure the chamber was filled with corresponding precursors at all times. This was possible since every PECVD chamber is dedicated to depositing only a certain type of material.
The metal electrodes were sputtered using an Edwards Sputtering System under room temperature with argon as a sputtering precursor while dry etch process has taken advantage of Trion Minilock RIE system which also performed without dedicated heater element in the chamber. Although the RIE system was capable of ac signal with RF generator installed, it was acceptably fast to etch amorphous silicon nitride (a-SiN x :H) gate dielectric with only dc bias. During the TFT process, the back electrode was isolated from the sample holder using a simple glass wafer having the same dimensions as the silicon substrate, i.e., 3"(7.62 cm) diameter. Fig. 5 illustrates the transfer curves, while Fig. 6 shows the output characteristics of the fabricated TFT. The transfer and output curves were obtained using an Agilent 4156C semiconductor characterization system, with a Signatone model 720 series probe station under minimal illumination and at room temperature. The silicon bulk was maintained as ground (0 V bias) during current-voltage sweep through the gate electrode.
V. RESULTS

A. TFT Performance and Leakage Suppression
As observed, the 300-nm-thick-silicon dioxide blocking layer prevents a parasitic pathway for TFT drain current and has a 10 5 ON/OFF ratio. Although the field effect mobility for electrons is only 0.60 cm 2 /V· s, the performance of this TFT is reasonable for a proof of concept device. The performance of this TFT is in stark contrast to the performance of the TFT (not shown) using the pixel structure shown in Fig. 1(a) where the leakage current was at least two orders of magnitude higher. The output characteristics of the fabricated TFT are again typical of a-Si:H devices and reasonable for a proof of concept.
It can be noted that the drain current drop at V ds = 0.1 V bias condition is a sign of gate nitride leakage while the insubstantial increase of the drain current at V ds = 20 and 30 V conditions indicate steep contact resistances causing transconductance degradation. It is due to the "narrow device" aspect ratio (width/length) of current devices are 1 to 1. Such problem will not be present with industry standard (at least 3 to 1 of aspect ratio) TFT production process and highly conductive contact layers. On the other hand, the ON/OFF ratio under drain bias of 1.0 (the range from −4 to 2 V of V gs was assumed to be 10 to −12 A) and 10 V reaches 5 orders of magnitude which is comparable to similar a-Si:H TFT devices [13] .
Although the transfer curve [ Fig. 5(b) ] shows discrepancy at low drain-source bias condition, the output curve (see Fig. 6 ) shows acceptable performance at higher drain bias condition where the drain current shows saturation. The saturation current increase at various gate-source (V gs ) bias conditions indicates that the n+ nc-Si:H contacts are suitable for 1 to 1 aspect ratio device.
B. Pixel response to Fe-55 Exposure
Low-energy gamma ray exposure was performed on a fabricated pixel using an Iron 55 (Fe-55) isotope, which emits 5.89-keV photons. The Fe-55 source used had a 27.07 μCi activity when the experiment was carried out. Using spacers, the Fe-55 isotope was placed 1 mm below the bulk electrode of the detector and the bulk electrode was biased at 30 V. The TFT was biased using 1 V on the drain (V ds ) and the gate bias (V gs ) was swept from 0 to 30 V to keep the device in the linear region of operation for simplicity in parameter extraction.
The silicon dioxide passivated detector in Fig. 7 shows an increase in field effect mobility when exposed to the 5.89-keV source of gamma ray photons [14] . In addition, the threshold voltage (V th ) change is similar to what was observed in the previously reported device [9] . V th was around 1.84 V without Fe-55 exposure and became 4.15 V under Fe-55 exposure. Such increase in "virtual gate" bias with the thermally grown silicon dioxide is indeed notable. The relative permittivity of silicon dioxide (ε si : 11.68, ε ox : 3.9) is indeed lower than crystalline silicon, which seems to be contradictory result. However, the photo-generated holes will be concentrated at the vicinity of the silicon dioxide-crystalline silicon interface in the passivated device which restricts the thickness of the "virtual gate" capacitor to the thickness of the thin silicon dioxide (300-nm-thick, in our case.) Meanwhile, the photo-generated "virtual gate" in previous device will not be concentrated within a narrow vicinity, instead spread over the relatively thicker silicon substrate (at least 250 μm to absorb low-energy photons effectively.) Therefore, drastically depressing the "virtual gate" capacitance, which increases the "virtual gate" threshold voltage. In other words, the concentration of photo-generated holes at the silicon dioxide-silicon interface resulted more sensitive photo-response characteristic by lowering the "virtual gate" threshold voltage.
Thus, we can conclude that the silicon dioxide blocking layer restores the switching function of a-Si:H TFTs while maintaining low-energy X-ray sensitivity via relatively low TFT dark currents. To roughly quantify the preliminary measured data using the Fe-55 source, Monte Carlo simulations were employed to determine the isotropic photon emission from the Fe-55 isotope and to estimate the gamma photons incident on the silicon detector. An open source Monte Carlo simulator available from the Open Gate Collaboration was used to estimate the incident fluence as being 720 photons/mm 2 /s. Minor transmission losses in the contact layers situated on the silicon substrate reduce this value to 691 photons/mm 2 /s. Since the TFT and silicon detector are tightly integrated, the only measurable output is the TFT drain current even though there are two separate conversion steps: photon to electronic charge conversion (Q PHOTO ) in the silicon substrate and Q PHOTO to TFT output current ( I ds ) in the TFT. These conversion steps are included in (1) . Based on the 300-nm-thick-silicon dioxide passivation, the pixel capacitance (C D ) was calculated to be 88 pF/mm 2 and verified via C-V measurements on a 250 μm × 250 μm pixel. Then, based on silicon sensor dimensions, the extracted TFT parameters from Figs. 5 and 6, the TFT output current measured under Fe-55 illumination and under dark conditions, (1) was used to determine a value of 0.36 nA current generated per absorbed Fe-55 photon.
C. Input Referred Noise
To estimate the noise threshold of a pixel, noise analysis was first performed on pixels with TFTs having a W/L ratio of 180/25 (μm/μm) devices using alkaline batteries to bias the detector as depicted in Fig. 8 . The current signal was captured at the source electrode of the TFT and was amplified using a low-noise PerkinElmer 5182 transconductance preamplifier using a 10 8 V/A amplification setting. Noise data at two different bulk diode contact bias conditions (ground and 26.5 V of reverse bias conditions) were obtained.
Noise spectra were captured up to 1000 Hz due to the low cutoff frequency of the preamplifier at the high gain setting as shown in Fig. 9 . It is apparent that there is a substantial increase in the noise when the sensor is operational (bulk electrode is set to 26.5 V). The primary origin of this increased flicker noise is the buildup in charge on the pixel capacitor (C D ) leading to a much higher gate voltage on the second gate of the TFT and thus a larger TFT output current and increased flicker noise. Since the noise measurements were carried out under dark conditions, the large buildup in charge is attributed to the increase in dark current of the silicon sensor when under the 26.5 V reverse bias. Since a large bias on the Bulk electrode (i.e., to reverse bias the silicon sensor) is very helpful to improve X-ray photon to Q PHOTO conversion, this result points to the need for further improve-ments in the a-Si:H blocking layer or alternately, reducing the operating temperature to minimize noise. Using the noise analysis method reported in [15] with noise data from the sensor biased at 26.5 V, the noise floor of the fabricated pixel is extracted to be 19 500 input referred electrons or alternately, 12 Fe-55 photons.
VI. CONCLUSION
In this paper, we reported a direct conversion X-ray detector pixel architecture using a crystalline silicon X-ray sensor integrated with an a-Si:H TFT. The pixel was fabricated using a -mask process that is compatible with top gate TFT processes and is scalable to larger areas. We demonstrated the fabricated pixel was able to detect 5.89-keV photons generated from a low activity (27 μCi) Fe-55 gamma ray source. Furthermore, we measured pixel electronic noise spectra and determined a noise floor of 12 photons implying an SNR of 0.08 for 5.89-keV photons. The noise floor may be reduced by optimizing the a-Si:H blocking layer of the silicon sensor or performing the measurements at low temperatures. The pixel capacitance was verified using C-V measurements to be 88 pF/mm 2 (or alternately, 55 fF for a 25 μm × 25 μm pixel). Although the capacitance yields a small full well capacity and reduced dynamic range, it may be increased by optimizing the silicon dioxide passivation dielectric thickness or alternately, using a high-K passivation dielectric.
The reported pixel architecture demonstrates a unique approach where, unlike conventional designs, low-cost largearea a-Si:H readout electronics are deposited on the highperformance crystalline silicon sensor material. The results are promising and can potentially be extended to other crystalline and polycrystalline direct conversion materials beyond silicon and can thus, expedite the development of high spatial resolution, low manufacturing cost, direct conversion X-ray imagers for scientific imaging applications.
